VLSI Engineer jobs in Tel Aviv-Yafo

2 open
R
VLSI Design Engineer
Retym · Tel Aviv-Yafo, Ramat Gan

Description We are looking for talented and experienced VLIS Design Engineers/Micro-architects. As an VLIS Design Engineer/Micro-architect, you'll have the opportunity to design highly sophisticated, innovative new cutting edge communication systems from scratch. In this position you will be responsible for coming up with creative solutions to architectural challenges and crafting the very fine details of the implementation Requirements Job requirements: • 5 years of experience as ASIC/FPGA designer • Strong Verilog/System-Verilog experience • Familiar with simulation tools/environments, verification methodologies • Strong team player, solid interpersonal skills • Entrepreneurial can-do attitude, self-motivated, able to work independently • BS/MS in EE/CE from lead universities Background in one or more of the following domains is an advantage: • Familiar with advanced design practices (Clock/Voltage domain crossing, Low Power Design, DFT) • Design DSP of oriented blocks • Ethernet (100G and above) • Scripting experience using several of the following: Python, Perl, TCL

VLSI Engineer
N
Senior VLSI Engineer
Nvidia · Tel Aviv-Yafo

NVIDIA is looking for best-in-class Physical Design Engineers to join our outstanding Networking Silicon engineering team, developing the industry's best high-speed communication devices, delivering the highest throughput and lowest latency! Come and take a part in designing our groundbreaking and innovating chips, enjoy working in a meaningful, growing and highly professional environment where you make a significant impact in a technology-focused company. What you'll be doing: • Physical design of blocks according to specifications under challenging constraints targeting for the best power, area, and performance. • Be exposed and work on a variety of challenging designs (including high cell count and HS blocks). Resolving complex timing and congestion problems. • Daily work involves all aspects of physical design chip development (RTL2GDS) - synthesis, power and clock distribution, place and route, timing closure, power and noise analysis, and physical verification. • Taking part inflows development. What we need to see: • B.SC./ M.SC. in Electrical Engineering/Computer Engineering or equivalent experience. • 5+ years of relevant experience. • Proven experience in RTL2GDS flows and methodologies. • Knowledge in physical design flows and methodologies (PNR, STA, physical verification). • Deep understanding of all aspects of Physical construction and Integration. • Knowledge in Physical Design Verification methodology LVS/DRC. • Familiarity with physical design EDA tools (such as Synopsys, Cadence, etc.). • Great teammate. NVIDIA has some of the most forward-thinking people in the world working for us. Are you a creative and autonomous engineer who loves a challenge? Are you ready to become the engineer you always wanted to be? Come and be part of the best physical design team in the industry!

VLSI Engineer