Speedata hasn't joined JustConnectUs yet. Its openings come from its own careers site, and you apply there.
See who you know at SpeedataSpeedata is modernizing analytics infrastructure with the first purpose-built ASIC processor, the Analytics Processing Unit (APU), for analytics and AI data workloads. Delivering up to 100x faster Apache Spark performance while cutting infrastructure TCO by 90%, the APU executes analytics operations directly in silicon with seamless integration and no code changes. We are looking for a talented Algorithm Engineer to join our team and help shape the next generation of Speedata's products. In this role, you will develop and optimize algorithms for database operations running on our hardware accelerator, improve performance, and enable new capabilities. You will gain a deep understanding of the entire stack from systems and applications to software and hardware and work across different parts of the codebase. Responsibilities: Researching state-of-the-art algorithms and techniques for data analytics and hardware acceleration Implementing these algorithms in software, then simulating and optimizing their performance Working closely with software and hardware engineers Participating in design reviews and contributing to key design decisions Requirements: BSc or higher in Computer Science, Computer Engineering, Electrical Engineering, or another relevant STEM field 5+ years of software development experience Proven experience in algorithm development Proficiency in Python and C++ Familiarity with computer architecture Excellent communication skills and team player Advantages Experience with database systems and SQL Experience with hardware acceleration systems and ASICs
Speedata is modernizing analytics infrastructure with the first purpose-built ASIC processor, the Analytics Processing Unit (APU), for analytics and AI data workloads. Delivering up to 100x faster Apache Spark performance while cutting infrastructure TCO by 90%, the APU executes analytics operations directly in silicon with seamless integration and no code changes. In this role, you will be responsible for building data infrastructure for performance tuning, and analysis of a new analytics product. As a member of our Data Performance team, you will collaborate closely with other SW & HW Engineers to improve the performance of our new cutting-edge APUs. You will collaborate with our business leaders and participate in the product design and implementation. You will evaluate, implement, and integrate a diverse set of tools and technologies such as Spark, Comet, Velox, Dagster, Hardware emulators and software simulators. Join a multi-disciplinary team of experts operating at the foundation of Speedata's data infrastructure stack Build a robust data benchmarking infrastructure Develop in-house measurements and ETL tools Conduct detailed performance analysis and characterization Research state-of-the-art benchmarks and techniques for SQL and data optimization BS degree in Computer Science +5 years of experience in a Data Engineering role +5 years of experience of programming +2 years of experience of SQL Tuning and Data Pipeline In depth knowledge of SQL Experience with SQL benchmarks, specifically TPC-H and TPC-DS Experience with GPUs or other hardware accelerators
Speedata is modernizing analytics infrastructure with the first purpose-built ASIC processor, the Analytics Processing Unit (APU), for analytics and AI data workloads. Delivering up to 100x faster Apache Spark performance while cutting infrastructure TCO by 90%, the APU executes analytics operations directly in silicon with seamless integration and no code changes. Requirements BSc or higher degree in Electrical Engineering, Computer Science or Computer Engineering. Graduated with honors. 6+ years of experience as a system architect for large, high-end ASIC SoCs. Experience with multidisciplinary HW/SW systems. Team player with great communication skills. Advantages Deep understanding of datacenter systems Experience with architecture of processors, accelerators, high speed PCIe Responsibilities Definition and detailed hardware specifications of subsystems in the SoC Breaking down the sub-system architecture into microarchitectural blocks with the related firmware, and SW components. Understanding the system in which the SoC is integrated to and designing the SoC to perfectly fit into the datacenter system.
Speedata is modernizing analytics infrastructure with the first purpose-built ASIC processor, the Analytics Processing Unit (APU), for analytics and AI data workloads. Delivering up to 100x faster Apache Spark performance while cutting infrastructure TCO by 90%, the APU executes analytics operations directly in silicon with seamless integration and no code changes. Job Description We are looking for highly motivated engineers who love the challenges and the opportunity of a small company. Join us and be a part of a small and dynamic team, which revolutionizes the parallel processor architecture. Qualifications BSc in Electronics Engineering or Computer Science 10+ Years of industry experience in verification, full chip dev. cycle. Experience with System Verilog and UVM methodology - MUST Advantages M.Sc. in Electronics Engineering or Computer Science Working experience with Formal verification Scripting skills in Python/Perl/shell Hands-on experience with two or more of the following: PCIE (Gen5 and above). DDR (v4 and above). AMBA protocol family, (inc. AXI4+, ACE/CHI) ARM core architecture.
Speedata is modernizing analytics infrastructure with the first purpose-built ASIC processor, the Analytics Processing Unit (APU), for analytics and AI data workloads. Delivering up to 100x faster Apache Spark performance while cutting infrastructure TCO by 90%, the APU executes analytics operations directly in silicon with seamless integration and no code changes. Job Description We are looking for highly motivated engineers who love the challenges and the opportunity of a small company. Join us and be a part of a small and dynamic team, which revolutionizes the parallel processor architecture. Qualifications BSc in Electronics Engineering or Computer Science 10+ Years of industry experience in verification, full chip dev. cycle. 2+ years of experience in leading a team of engineers (including technical and personal mentoring, etc.) Experience with System Verilog and UVM methodology - MUST Advantages M.Sc. in Electronics Engineering or Computer Science Working experience with Formal verification Scripting skills in Python/Perl/shell Hands-on experience with two or more of the following :PCIE (Gen5 and above).DDR (v4 and above).AMBA protocol family, (inc. AXI4+, ACE/CHI)ARM core architecture.
Speedata is modernizing analytics infrastructure with the first purpose-built ASIC processor, the Analytics Processing Unit (APU), for analytics and AI data workloads. Delivering up to 100x faster Apache Spark performance while cutting infrastructure TCO by 90%, the APU executes analytics operations directly in silicon with seamless integration and no code changes. Job Description Join a multi-disciplinary team of experts operating at the core of Speedata's software stack Lead the design and implementation of highly efficient algorithms that maximize our performance Develop time-critical Python components that translate database operations to performant, hardware-optimized C++ Co-design the next generation of our architecture alongside Hardware & Software engineering leads Research state-of-the-art algorithms and techniques for data analytics and hardware acceleration Fly high with the SW, and dive in for a byte of the HW Qualifications BSc or higher degree in Computer Science or a related field. 8+ years of experience in software development in a deep-tech context Ability for independent learning of topics, tools and languages Strong proficiency in Python Knowledge of algorithms and data structures Excellent communication skills Advantages Meaningful experience with C++ Experience with hardware systems and compilers Experience with databases and SQL High tolerance for dad-jokes Familiarity with software optimization techniques for performance-critical code Familiarity with computer architecture and low-level programming We are looking for a highly skilled professional eager to work on cutting-edge technology and play a key role in something truly impactful. We encourage you to apply if you meet the qualifications and are excited about the opportunity to work with our team.
Speedata is modernizing analytics infrastructure with the first purpose-built ASIC processor, the Analytics Processing Unit (APU), for analytics and AI data workloads. Delivering up to 100x faster Apache Spark performance while cutting infrastructure TCO by 90%, the APU executes analytics operations directly in silicon with seamless integration and no code changes. We're seeking an outstanding Senior SW Engineer to join our team and help us develop our data frameworks integrations. This is a rare opportunity to influence the future of data processing. Responsibilities: Develop our Spark plugin and integrations Develop in Scala and Java Contribute to open-source projects Develop in Python Design advanced algorithms of processing and optimizing query plans Define our query abstraction layer Collaborate with other software teams to optimize software and hardware integration for maximum performance Requirements: BSc or equivalent or higher degree in Computer Science, Computer Engineering, or Electrical Engineering. 8+ years of experience in software development with a strong focus on data engineering Strong proficiency in Java and Scala, Python - an advantage Experience with Apache Spark / other big data frameworks Excellent communication skills and ability to explain complex technical concepts to non-technical stakeholders Advantages Experience with database systems and SQL
Is this your company? Claim it to take applications and referrals here, free.